Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

**.045”**

****

**.049”**

**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size: .010” X .012”**

**Backside Potential: COLLECTOR**

**Mask Ref: FAA**

**APPROVED BY: DK DIE SIZE .045” X .049” DATE: 10/4/21**

**MFG: ALLEGRO / SPRAGUE THICKNESS .010” P/N: 2N3720**

**DG 10.1.2**

#### Rev B, 7/1